. In order to achieve fast transient response, the non-linear scheme is based on measuring the current of the output capacitor.
I I. . INTRODUCTION
Many applications demand fast dynamic response. Besides the dynamic requirements, size can also be a main constrain. A fast dynamic control technique can provide reduction in the size of the components (output capacitor) making easier the integration of the power converter. Different techniques have been presented in order to obtain fast transient response like the combination of non-linear and linear control. The non-linear control and linear control is not new, many ideas have been presented in the literature . Figure 1 shows the non linear and linear control scheme presented in [1] , this technique presents fast transient response given for the non linear loop and accurate regulation (linear voltage loop). A very fast transient response (voltage step from 1 V to 1.5 V in 2 μs) is obtained in [1] . In order to achieve fast transient response, the non-linear scheme is based on measuring the current of the output capacitor. Nevertheless this non-linear and linear control scheme is sensitive to different effects (aging, temperature, etc.) that modify the switching frequency. In this paper a frequency loop to adjust the switching frequency to the nominal value is proposed, this frequency loop makes feasible the use of this non-linear control technique operating at constant f sw .
I II I. . MEASUREMENT OF OUTPUT CAPACITOR CURRENT
In order to achieve fast transient response the non-linear scheme is based on measuring the current of the output capacitor [1] . The sensing circuit is a RLC network in parallel with the output capacitor ( Figure 2 ). It is designed to mirror the actual capacitor current with a trans-impedance amplifier ( Figure 3 ) by matching time constants (equations 1 and 2) and scaling the impedance (n) of the parallel RLC network (equation 3). The gain of the non-linear loop (Kc) is given by equation (4) . 
I II II I. . TOLERANCE ANALYSIS
In this section the variables that modify the switching frequency are explained. The RLC network is adjusted to the nominal output capacitor impedance, any mismatching between these two impedances causes an error measurement that produces a frequency deviation. 
A. Output capacitor (C out )
The deviation of the capacitance value depends on tolerance of the dielectric and the aging. The proper operation of this sensor strongly depends on the relative position of the converter switching frequency (f sw ) and the C out resonant frequency (f res ). If f sw > f res , the C out impedance presents inductive behavior (Figure 4 ). When f sw < f res , the impedance is capacitive. If the sensor is designed for the inductive side, f res must be always lower than f sw to guarantee the appropriate operation. Therefore, the impedance behavior at the f sw should be the same for all the output capacitor tolerances.
Although the previous constrain is met, the capacitor tolerances can produce switching frequency deviation. When the sensor is designed for the capacitive side, a 20% decrement in the capacitance value results on approximately 20% frequency increment and vice versa. If the system is designed for the inductive side, the capacitance variation does not affect the f sw but, a 2% increment of ESL results on approximately 2% frequency increment and vice versa. 
B. Tolerance of the Op-Amp bandwidth (ΔB) and open loop gain (A DC )
The RLC network is adjusted with the bandwidth and the open loop gain of the Op-Amp used in the trans-impedance amplifier (see equations 5, 6 and 7). Therefore, the design of this current sensor is sensitive to parameters such as bandwidth (ΔB) and dc gain of the Op-Amp (A DC ). The deviation of the ΔB or A DC value affects switching frequency, for example ∆B tolerance (-15%) of the Op-Amp generate f sw variation (-15%). Figure 5 shows the range of ΔB and A DC variation for a specific Op-Amp (AD8061) and Figure 6 shows how the temperature affects the value of the ΔB.
Open-Loop Gain and Phase vs. Frequency ΔB variation (Temperature)= +6.4% ΔB (decrement from 25ºC to -55ºC) and -1.6% ΔB (increment from 25ºC to 125ºC). 
C. Input voltage (V in ) and output voltage (V out )
Variation range of V in and V out produces also frequency deviation due to the change of the inductor current ripple. In the considered example, the input voltage ranges between 2.7 V to 5 V and the output voltage ranges between 1 V to 2 V. Considering as nominal case 5 V at the input and 1 V at the output, the frequency deviation is +59 % and -35% of the nominal value (5 MHz).
D. Adding external output capacitor
In some applications, the load already has a decoupling capacitor. The sensor is designed and adjusted for the converter output capacitor and this additional capacitor can not be accounted in the sensor design, producing an error in the sensor measurement that also generates a frequency deviation.
D.1 External capacitor is equal to converter C out
Adding parallel C out causes measurement deviation but, the C out sensed current and the actual current are in phase ( Figure 7 ) if the external capacitors are just the same than the converter one. .8MHz .8MHz 6 6 
D.2 External capacitor is different than converter C out
The decoupling capacitors can present different frequency impedance than the converter C out that can affect the sensed current and hence the system performance. For example tantalum capacitors, OSCON capacitors, different ceramic capacitors, etc. Figure 8 shows a comparison between impedances of tantalum capacitors. At 5 MHz (switching frequency) high impedances tantalum capacitor (Case 1: C= 220 µF, ESR= 0.17 Ω and ESL= 1.4 nH) does not affect steady state system performance. However, low impedance tantalum capacitor (Case 2: C= 330 µF, ESR= 10 mΩ and ESL= 0.7 nH) causes measurement deviation (see Figure 8 ).
For example, adding a 4mF external OSCON capacitor (being 10μF the converter capacitor) increases the equivalent capacitance +39,900 %, however the equivalent impedance at f sw is reduced only -82% since we are working in the inductive side. This variation in the equivalent impedance (-82%) generate f sw variation (-99%).
Therefore, the effect of adding additional output capacitors depends on the change of the equivalent capacitor impedance at f sw but not on the change of the equivalent capacitance. I IV V. . SCHEME OF THE PROPOSED CONTROL Figure 9 shows the proposed control to achieve fast transient response with no frequency variation. The scheme of this converter is composed basically of three control loops: the nonlinear loop, the linear voltage loop and the frequency loop. The design criteria of each loop are presented in the following section.
The function of the non-linear loop (hysteretic current loop) is to provide fast transient response and to lead the converter close to the steady state. The functionality of the voltage linear loop is to provide accurate regulation of the output voltage in steady state. Finally, the contribution of the frequency loop is to regulate the f sw to the nominal value avoiding the frequency deviation caused by the effects presented in section II. This regulation is done by adjusting the hysteretic band (H).
V V. . CONTROL LOOP DESIGN AND DESIGN EXAMPLE
The design of the control loops is presented in this section, being applied to a design example. The input specifications for the example are: V in = 3 V, V out = 1 V, C out = 4 µF, ESR= 4.5 mΩ, ESL= 450 pH and f sw = 5 MHz. The design of the control loops are based on the following steps:
1.-Design of the current sensor:
In this design example the selected gain for the current sensor (Kc) is 1 V/A. Details about the sensor design are presented in [22] . 
B.1.-Determine the tracking time.
The relationship between the required tracking time and the control bandwidth is given by equation (9) . Equation (9) shows the minimum system bandwidth required to achieve the specified tracking time [18] . In this example the minimum tracking time for the selected bandwidth (ΔB = 150 kHz) is 2.12 μs.
B.2.-Determine the gain of the linear voltage loop (Ke).
The voltage loop commands a current source (Buck converter + hysteretic control) that supplies the C out and the load. This voltage loop only requires [1] a constant gain (Ke) to follow the voltage reference. Equation (10) provides the required Ke to achieve the needed tracking time for whatever reference step. For the design example the Ke gain that guarantee the tracking time (2.12 μs) is equal to 3.77. 
C. Non interaction criterion with the non-linear loop. According to [1] , the gain of the voltage loop (Ke) must be limited to avoid the amplification of the output voltage ripple and its interaction with the current loop. For that reason equation (11) should be accomplish to guarantee the non interaction criterion between the loops. In order to guarantee the no interaction criteria and the stability of the system a pole at the resonant frequency of the output capacitor is necessary to be added. Figure 11 shows the average model of the external loop with a pole at resonant frequency of the C out in the voltage regulator (Ke/(RC·s+1)). Figure 12 shows the open loop gain of the external loop with a pole at f res . Figure 14 shows the integrator which is added to eliminate the dc error. Figure 15 shows the open loop transfer function with integrator to reduce the dc error. This integrator provides high gain at low frequencies but it is not affecting the stability and bandwidth of the linear voltage loop. For this example the Ki gain (integrator gain) is equal to 94.24e3 and the selected bandwidth for the integrator is 15 kHz. 
E. Designing for zero dc error.

F.-Response under load steps:
The response of this control to load step is really fast thanks to the hysteretic control. However, this response also depends on the linear voltage loop. Therefore, once the voltage loop is designed, the response under load steps must be validated by simulation. Figure 16 shows the system performance under load step, this validation is done by simulation, the simulation shows a load step from 0.5 to 1.5 A (100A/μs). Also, the recovery of the voltage loop is very fast. 
3.-Design of the frequency loop:
The function of the frequency loop is to avoid the frequency variation (aging, temperature, etc.) and to adjust the switching frequency to the nominal value by changing the hysteretic band. 
A. Frequency divider (counter).
The frequency divider is based on binary asynchronous counters ( Figure 18 ) and the principal functionality of this block is to scale the switching frequency down (divide the f sw by K FD factor). This is done because of the commercial frequency to voltage converter works in a range of tens of kHz. For the example the f sw is divided by 1125. 
B. Frequency to voltage converter (VCO). This block converts the input frequency (switching frequency) into a linear proportional voltage (equation 12). The proportional voltage is defined approximately by the following equation:
FD SW K f C R Vcc V(f) ⋅ ⋅ ⋅ =(12)
C. Voltage controlled resistor (VCR).
The VCR has a drain to source resistance that is controlled by the applied voltage in V GS . Therefore, the VCR is considered as a variable resistance and the value depends on the V EA (frequency loop command) applied in V GS . The predictable resistance value (Rds ON ) is given by equation (13) . 
For the example the selected VCR is VCR7N (JFET voltage controlled resistor). These n-channel devices feature Rds Vg ranging from 20 Ω to 60 Ω and the V GS ranging from -3.5 V to -7 V.
D. Hysteretic circuit
The hysteretic circuit used to adjust the hysteretic band is shown in Figure 19 . According to equation 14, variation in R4 (VCR) produces variation in the hysteretic band. The hysteretic band value (H) depends on the voltage applied to the variable resistor (VCR), the frequency loop and the hysteretic circuit. Therefore, adjusting these parameters is possible to adjust the hysteretic band and to maintain constant the switching frequency. Figure 20 shows simulation results of the regulation capability, variation in R4 (VCR) produce band variation of +70% (2.94 MHz) and -35 % (7.7 MHz) around the nominal case (5 MHz). 
E. Frequency loop regulator
Once the voltage linear loop and the non-linear loop is designed and validated by simulation. In order to design the regulator, it is necessary to linearize the system around the operating point. The small signal model is designed accounting the gain variations (produced for the VCR, V in and V out ) and linearizing the gains of the frequency loop around working point (5 MHz). For this example the bandwidth for the frequency loop is 240 Hz and the dc gain of 60 dB.
The frequency loop must be a slow loop (bandwidth lower than 1.5 kHz) to avoid interactions with the voltage and current loops. Besides, the goal of this loop is to keep constant the switching frequency under steady state operation, thus dynamics requirements for this loop are very soft. Figure 21 shows the open loop gain of this frequency loop considering gain variations (maximum, nominal and minimum variation in GH, considering: maximum variations in VCR and maximum variations in V in and V out ). 
V VI I. . EXPERIMENTAL RESULTS
A discrete buck converter at 5 MHz of switching frequency is designed for specifications used along the design example. The trans-impedance amplifier used for the current sensor design is AD8061 (∆B= 300 MHz). Experimental results show a proper operation of the proposed scheme during voltage step. Figure 22 shows a fast transition time from 1.5 V to 2.5 V and 2.5 V to 1.5 V in 2 µs. Also the no interaction of the control loops is validated. The regulation under 45 A/μs load step is shown in Figure  24 . Under a 1A load steps the output voltage deviation is approximately 50 mV being the output capacitance only 4 μF (4·1μF). Figure 25 shows the no interaction of the frequency loop during load steps, it also shows no dc error since there is an integration action in the voltage loop. This figure also shows that under load step the output voltage recovers the steady state in 40 μs.
V VI II I. . CONCLUSIONS
The control technique presented in [1] has very fast dynamic response. However, this method suffers of variable frequency.
In this paper the influence of parameters that modify the switching frequency is analyzed. An additional frequency loop is proposed in order to avoid the frequency deviation. Therefore, the frequency loop makes feasible the use of this non-linear control technique operating at constant f sw .
The design methodology of the voltage loop (based-on stability and dynamic response issues) and the frequency loop is presented in detail and validated by simulation and experimentally. The loops are designed to guarantee no interaction among them. Experimental results show a very fast dynamic response in Buck converter (step voltage of 1.5 V to 2.5 V and from 2.5 V to 1.5 V in 1 µs). 
